2123

DOCKET NO. S. KAPUR 5-10

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

n re application of:

Sharad Kapur, et al.

Serial No.:

09/427,238

Filed:

October 26, 1999

For:

SYSTEM AND METHOD FOR DETERMINING CAPACITANCE

FOR LARGE-SCALE INTEGRATED CIRCUITS

Group No.:

2123

Examiner:

Eduardo Garcia-Otero

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

hereby certify that this correspondence is being deposited with the United States Postal Service as first class mall in an exvelope addressed to: Commissioner for Patents, Alexandria, VA 22313, on

(Printed or typed name of person signing a

Sir:

SUPPLEMENTAL AMENDMENT UNDER 37 C.F.R. § 1.111

The Applicants have carefully considered this application in connection with the Examiner's Office Action mailed on July 29, 2004, and respectfully request reconsideration of this application in view of the following amendment and remarks.